The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> Mixed-Signal Design >> CSL buffer
https://designers-guide.org/forum/YaBB.pl?num=1189215856

Message started by dandelion on Sep 7^th, 2007, 6:44pm

Title: CSL buffer
Post by dandelion on Sep 7^th, 2007, 6:44pm

we know, to reduce the di/dt noise in the mixed signal IC, the CSL(current steering logic) and FSCL logic attract moe and more attention. According the information i got by now, it seems that these two logic is only suitable as the internal logic cell. It seems not suitble as the interface buffer which need to dravie the large load.

Would anyone pls. share some information with me? Is it correct for my understanding?

Thanks