The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Simulators >> AMS Simulators >> Access to "global" nodes from Verilog-AMS https://designers-guide.org/forum/YaBB.pl?num=1191613719 Message started by IVerify on Oct 5th, 2007, 12:48pm |
Title: Access to "global" nodes from Verilog-AMS Post by IVerify on Oct 5th, 2007, 12:48pm I can't figure out the correct mechanism to access "global" nodes in a Spectre netlist from Verilog-AMS. The following is what I have. It does not work. top.vams Code:
cds_globals.vams Code:
subcircuit.scs Code:
top.scs Code:
run.tcl Code:
Makefile Code:
When I type "make", I get: inh_conn_def_value="cds_globals.vdd"; *) vdd; | ncelab: *E,CUVHNF (./top.vams,5|39): Hierarchical name component lookup failed at 'cds_globals'. inh_conn_def_value="cds_globals.vss"; *) vss; | ncelab: *E,CUVHNF (./top.vams,7|39): Hierarchical name component lookup failed at 'cds_globals'. In trying to make this work, I also tried commenting this out, I also found that my probe statement in run.tcl doesn't work. ncsim> probe -create -emptyok -database output -all cds_globals ncsim: *E,PNOOBJ: Path element could not be found: cds_globals. Can anyone tell me what I'm doing wrong? |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |