The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Other CAD Tools >> Physical Verification, Extraction and Analysis >> I need help with Cadence
https://designers-guide.org/forum/YaBB.pl?num=1196336989

Message started by victorbrian on Nov 29th, 2007, 3:49am

Title: I need help with Cadence
Post by victorbrian on Nov 29th, 2007, 3:49am

Hello,

I am trying to create a Standar Cell library in Cadence. To complete that, I am following a Standard Cell Tutorial of the Mississipi State University and Dallas Semiconductor. The tutorial tells that as soon as I build the layout, I need to do the DRC verification. After,. the next step is the extraction of the circuit. Then we have to extract the HSPICE Netlist, but we have had problems with that designing an inverter file. The log file has the following error:

ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'hspice cmos_sch schematic', for the
instance '+1' in cell 'inverter'. Either add one of these views to the library 'NCSU_Analog_Parts',
cell 'pmos4' or modify the view list to contain an existing view.

This is the liink where is the Standard Cells tutorial:
www.hpc.msstate.edu/mpl/education/cadence/standard_cell/files/standard_cell.ppt


I appreciate your help. Thanks

Title: Re:  I need help with Cadence
Post by ywguo on Dec 19th, 2007, 11:40pm

Hi Victor,

The cell 'pmos4' does not has any view defined in the view list. The cadence tool desends into a cellview which is defined in the view list when it extract a netlist, otherwire it breaks and reports error.

Would you please tell me what views the cell 'pmos4' has in library NCSU_Analog_Parts?


Yawei

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.