The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> Mixed-Signal Design >> SSCG's spec for EMI reduction
https://designers-guide.org/forum/YaBB.pl?num=1209004599

Message started by Monkeybad on Apr 23^rd, 2008, 7:36pm

Title: SSCG's spec for EMI reduction
Post by Monkeybad on Apr 23^rd, 2008, 7:36pm

Hello, everybody!
Has anyone designed the spread spectrum clock?
My company's product is suffering the EMI problem. I need to redesign a PLL which has a spread spectrum function. I use a fractional-N PLL to implement it. A 40kHz triangular wave is applied to the VCO's controlling voltage. A MASH1-1-1 sigma-delta modulator is used.
My question is how much attenuation in the spectrum for the EMI reduction is enough?
Can anyone give me some suggestions? Where can I find the detailed specifications?

Title: Re: SSCG's spec for EMI reduction
Post by taofeng on Apr 27^th, 2008, 4:30am

You normally should get this from your customer.
As far as I know, 5-7 dB reduction is more than enough !

Title: Re: SSCG's spec for EMI reduction
Post by Monkeybad on Apr 27^th, 2008, 7:59pm

Thanks for your reply! taofeng!
I'll try to contact the manufacturer to get the information.
In my result of simulation, I can get about 20dbm attenuation at maximum modulation.
So it seems quite enough!

Title: Re: SSCG's spec for EMI reduction
Post by taofeng on Apr 28^th, 2008, 1:57am

It also depends on the interesting range of the frequency. Although you could get 20dB attenuation, it not necessary to say your product will
pass the test if the frequency with maximum attenuation is not the critical one or beyond the range of interest. Also ssc technique is only effective
for radiated emission , for conducted emission it is an another story.

Watch out the timing margin of your system under the maximum spread ratio. Normally it is within +-2%.