The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> RF Simulators >> Convergence problem in ADSSim
https://designers-guide.org/forum/YaBB.pl?num=1241013869

Message started by currant on Apr 29^th, 2009, 7:04am

Title: Convergence problem in ADSSim
Post by currant on Apr 29^th, 2009, 7:04am

Hello,
I have a problem with ADSSim, when I attempt to simulate (via DynamicLink) verilog-A block, which contains simple expression V(vout) <+ zi_nd( V(vin), {1}, {1, -1}, 50n, 0, 25n);
Neither DC no Tran analysis can't converge.
Block works right in Spectre.

Maybe anyone had similar problem.

Many Thanks.