The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> Circuit Simulators >> hspice simulator .probe v(*) output hiearchy all signals
https://designers-guide.org/forum/YaBB.pl?num=1241031816

Message started by neoflash on Apr 29^th, 2009, 12:03pm

Title: hspice simulator .probe v(*) output hiearchy all signals
Post by neoflash on Apr 29^th, 2009, 12:03pm

How we can control it to just the top level specified.

such as .probe v(*) stops at top level

.probe v(x1.*) stops at block x1's top level?

Title: Re: hspice simulator .probe v(*) output hiearchy all signals
Post by spiceoracle on May 7^th, 2009, 3:24pm

You can use

.option POSTTOP

to output only the node voltages and source currents at the top level of the circuit hierarchy.

You can use:

.option POSTLVL=n

If you want to output only the node voltages and source currents at a specific level of hierarchy specified by n.

One caution, the POSTTOP and POSTLVL options will be ignored if

.option PROBE

is also in the netlist.