The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> AMS Simulators >> MIXED SIGNAL SIMULATION
https://designers-guide.org/forum/YaBB.pl?num=1261750493

Message started by VINAY RAO on Dec 25th, 2009, 6:14am

Title: MIXED SIGNAL SIMULATION
Post by VINAY RAO on Dec 25th, 2009, 6:14am

hi,,
I am using ic5141 and wrote a simple verilog-ams code for 1-bit DAC where input is digital signal and output is analog.After that i instantiated in schematic window for simulating it.
I reffered manuels to simulate this but i am not getting any proper idea for simulating mixed design.
For simulating any design, is it compulsory to go for "config"
views rather than simple schematic view??
Whats the need of config view if we dnt have any hierarchial design??


Title: Re: MIXED SIGNAL SIMULATION
Post by sheldon on Dec 25th, 2009, 4:20pm

Vinay,

  Have you tried to simulate? Do you have a problem
when you simulate? Basically, if you should be able to
run ADE from Composer in this case. The only complication
will come if you have a schematic view and an verilog-a
view for the DAC. In that case you can control the order
for netlisting using the view order list, Setup -->
Environment --> Switch view list.

                                                   Best Regards,

                                                     Sheldon

Title: Re: MIXED SIGNAL SIMULATION
Post by VINAY RAO on Dec 25th, 2009, 9:40pm

Basically DAC is verilog-ams module,where programme i wrote in verilog-ams editor and made it as a symbol and then i instantiated to simulate it.
I simulated only verilog modules using verilog-xl and simulated only verilog-a modules in ADE, but i am nt gettng idea to simulate verilog-ams(here it is DAC) where input is digital bit and output is analog..After schematic if i open ADE how can i give digital bits for simulation. I am not understanding the exact flow for verilog-ams..

Thank you..

Title: Re: MIXED SIGNAL SIMULATION
Post by sheldon on Dec 26th, 2009, 4:07am

Vinay,

 Sorry read the append wrong. If you really have a Verilog-AMS
module, then you will need to create a config view and run AMS
Designer.

                                                                Best Regards,

                                                                    Sheldon

Title: Re: MIXED SIGNAL SIMULATION
Post by VINAY RAO on Jan 1st, 2010, 9:59pm

hi,,thanx..
i simulated through ams,,its wrkng fine..
thank you..

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.