The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> RF Simulators >> PAC simulation is wrong
https://designers-guide.org/forum/YaBB.pl?num=1263507328

Message started by lunren on Jan 14^th, 2010, 2:15pm

Title: PAC simulation is wrong
Post by lunren on Jan 14^th, 2010, 2:15pm

Hi All,

I tried to use PSS+PAC simulate a very simple SC circuit (please refer to the attached Picture1). First, the two equal caps are charged to 1.8V and 0.8V, then open the charge switches and then close the middle switch so that the two caps share the chargers and reach the same voltage. Principly, the voltage of sigB increase by 0.5V and the voltage of rstB decreases by 0.5V. The PSS steady state solution is correct (please refer to the attached Picture2).
However, the PAC results are not correct (please refer to second picture). The clock is about 4.6Mhz. From PAC, the changes of sigB and rstB are halved (only 0.25V). Picture 3 shows PAC results. Anyone can try this circuit.
I was confused by the PAC results. Can anyone give me some hint what was going on?

Thanks,
Lunren

Title: Re: PAC simulation is wrong
Post by lunren on Jan 14^th, 2010, 2:16pm

Picture2 (PSS steady state)

Title: Re: PAC simulation is wrong
Post by lunren on Jan 14^th, 2010, 2:17pm

Picture3 (PAC results)

Title: Re: PAC simulation is wrong
Post by lunren on Jan 14^th, 2010, 4:40pm

I got the answer.
http://www.designers-guide.org/Forum/YaBB.pl?num=1261493675/0#0