The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> AMS Simulators >> Hierarchy editor not descending all the way down the hierarchy
https://designers-guide.org/forum/YaBB.pl?num=1310639460

Message started by nrk1 on Jul 14^th, 2011, 3:30am

Title: Hierarchy editor not descending all the way down the hierarchy
Post by nrk1 on Jul 14^th, 2011, 3:30am

I am running an ams simulation on a decimation filter. Right now, the only analog components are pulse sources used to drive the filter and load resistors on the output side.

The verilog files of the decimation filter design are in a particular design library with up to 3 hierarchical levels. The lowest level files use standard cells(DFFs etc.) from a vendor supplied library. That library is also defined in cds.lib, included in "Library List" of the config etc. But, the hierarchy editor doesn't descend down to the standard cells and stops at the lowest level of the design files. In the attached picture, ring1,ring2,dec1,dec2 have standard cells in them, but not shown.

I also tried making a softlink to all the cells in the standard cell library in the design library, but with the same result.

Simulation fails with the foll. error message for every standard cell instance:
instance 'TEST_decfil.I1@decfil<module>.fir@firfilter<module>.U44' of design unit 'INV1S' is unresolved in 'worklib.firfilter:v'. INV1S U45 ( .I(waf4nc[5]), .O(waf4nc_b[5]) );

I am using
IC 5.10.41_USR6.127.29
ius_8_2

Is there a way to specify which library the instances in a functional verilog description are from(like library/cell specification for a symbol in a schematic)?

Any help will be appreciated.

Thanks

(This seems to be an issue with the hierarchy editor, not ams simulator, but has happened to me only with ams, not spectre; So this seemed the most suitable forum to post it.)

Title: Re: Hierarchy editor not descending all the way down the hierarchy
Post by boe on Jul 14^th, 2011, 4:03am

nrk1,

The HED needs the functional views to have a correct "shadow view", which contains the list of instantiated sub cells. This view should be generated automatically. However, this view is not always generated correctly causing the problem you have described.

I suggest to change the IC version (at least for import/shadow view generation).

B O E

Title: Re: Hierarchy editor not descending all the way down the hierarchy
Post by bernd on Jul 14^th, 2011, 4:58am

Interesting discussion, does one know in which cases a shadow view will
be generated automatically?
I only knew that one can generate them explicitly with ADE when
your simulator is set to 'ams' under 'Tools->Update->Text Views...'

*

Title: Re: Hierarchy editor not descending all the way down the hierarchy
Post by boe on Jul 16^th, 2011, 2:58am

Bernd,
There is a bug in some IC 5.1 versions involving partially bound functional views (cf. SourceLink solution ID 11661884), which causes shadow view creation to fail.

B O E

Title: Re: Hierarchy editor not descending all the way down the hierarchy
Post by nrk1 on Jul 19^th, 2011, 3:46am

B O E,

Thanks a lot for the pointer. Things are fine when I do verilogIn with IC5141_ISR500.2.29; but not with IC5141_USR6. Unfortunately, I have to switch back to the latter for simulation because some of our licenses don't work with the former, but I am glad to have some solution.

nrk1