The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design Languages >> Verilog-AMS >> annotating a verilog-a(ms) variable onto a symbol in Cadence https://designers-guide.org/forum/YaBB.pl?num=1313588069 Message started by e102 on Aug 17th, 2011, 6:34am |
Title: annotating a verilog-a(ms) variable onto a symbol in Cadence Post by e102 on Aug 17th, 2011, 6:34am Hi, I am interested in creating a symbol in Cadence which will have a label on it which is the value of a variable inside the verilog-a code of that block after a simulation has run. Does anyone know if it is possible to do this? Many Thanks |
Title: Re: annotating a verilog-a(ms) variable onto a symbol in Cadence Post by boe on Aug 17th, 2011, 12:48pm e102, If you have the labels cdsParam(1), cdsParam(2), ... in your symbol, you can select with CDF parameter paramLabelSet which parameters should be displayed. B O E |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |