The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> RF Simulators >> Setting TowerJazz CA18hb PDK with Agilent ADS 2009
https://designers-guide.org/forum/YaBB.pl?num=1321011554

Message started by Murat H. Eskiyerli on Nov 11th, 2011, 3:39am

Title: Setting TowerJazz CA18hb PDK with Agilent ADS 2009
Post by Murat H. Eskiyerli on Nov 11th, 2011, 3:39am

Hi all,

I have been struggling to use Agilent ADS 2009 with TowerJazz CA18hb PDK for a customer. I have so far solved a couple of issues related to Verilog-A model compilation on Ubuntu 11.10, but now I am stuck with an error which I am not sure I understand or can find a clue for. The simulator gives an error message saying that:


Error detected by hpeesofsim during netlist parsing.
   Model `rhpdrift.r3_rpw':  `r3' is an undefined primitive device.

As I am coming to ADS from Cadence/Synopsys world, I even could not find where ADS is creating the netlists. Any pointers would be much appreciated. I attached netlist.log file created by ADS.

Thanks,

Murat Eskiyerli

======================

Simulation / Synthesis Messages

Warning detected by hpeesofsim during netlist parsing.
   Model `ln122_hicum.m_ln122_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `ln232_hicum.m_ln232_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `ln342_hicum.m_ln342_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `ln452_hicum.m_ln452_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `mn122_hicum.m_mn122_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `mn232_hicum.m_mn232_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `mn342_hicum.m_mn342_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `mn452_hicum.m_mn452_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `hn122_hicum.m_hn122_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Warning detected by hpeesofsim during netlist parsing.
   Model `hn232_hicum.m_hn232_hicum': `updatelevel' is not a valid parameter for HICUM models.  Ignoring it.
Error detected by hpeesofsim during netlist parsing.
   Model `rhpdrift.r3_rpw':  `r3' is an undefined primitive device.

Status / Summary


hpeesofsim (*) 350.500 Feb 18 2009 (64-bit built: 02/19/09 00:03:48)
Copyright Agilent Technologies, 1989-2008.

Loading Verilog-A module 'hfnoise' from
   '/home/murat/hpeesof/agilent-model-cache/cml/1.60/linux_x86_64/spectre_05521_20111111_104816_1804289383/lib.linux_x86_64/hfnoise.cml'.

Loading Verilog-A module 'rw3t_va' from
   '/home/murat/hpeesof/agilent-model-cache/cml/1.60/linux_x86_64/spectre_05521_20111111_104816_1804289383/lib.linux_x86_64/rnw.cml'.

Loading Verilog-A module 'ldmos_pc' from
   '/home/murat/hpeesof/agilent-model-cache/cml/1.60/linux_x86_64/spectre_05521_20111111_104816_1804289383/lib.linux_x86_64/ldmos.cml'.

Loading Verilog-A module 'rdrift' from
   '/home/murat/hpeesof/agilent-model-cache/cml/1.60/linux_x86_64/spectre_05521_20111111_104816_1804289383/lib.linux_x86_64/ldmos.cml'.

Loading Verilog-A module 'rdrift2' from
   '/home/murat/hpeesof/agilent-model-cache/cml/1.60/linux_x86_64/spectre_05521_20111111_104816_1804289383/lib.linux_x86_64/ldmos.cml'.

NXP SiMKit (ver. 3.1a (3.1a))

--------------------
Simulation terminated due to error.
--------------------

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.