The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> Circuit Simulators >> how to use ADE's pnoise to simulate clock jitter
https://designers-guide.org/forum/YaBB.pl?num=1323159278

Message started by mjun0mjun on Dec 6^th, 2011, 12:14am

Title: how to use ADE's pnoise to simulate clock jitter
Post by mjun0mjun on Dec 6^th, 2011, 12:14am

Dear all,
I want to simulate the clock jitter using ADE's pss and pnoise. The simple test schematic is shown in schematic.JPG. And pps and pnoise options are shown in the next two figures, pss.JPG and pnoise.JPG. The pnoise output graph is shown in the last figure, pnoise_simresult.JPG.
The problem is that, I don't know the meaning of the pnoise output graph. I expected it would show me some explicit information about jitter. Now I don't know how to calculate the clock jitter from the pnoise output graph. And even is the pnoise output graph right?

Thank you~~
majun

Title: Re: how to use pnoise simulation for clock jitter
Post by mjun0mjun on Dec 6^th, 2011, 12:15am

pss.JPG

Title: Re: how to use pnoise simulation for clock jitter
Post by mjun0mjun on Dec 6^th, 2011, 12:15am

pnoise.JPG

Title: Re: how to use pnoise simulation for clock jitter
Post by mjun0mjun on Dec 6^th, 2011, 12:16am

pnoise_simresult.JPG

Title: Re: how to use ADE's pnoise to simulate clock jitter
Post by Frank Wiedmann on Dec 6^th, 2011, 1:17am

You can get jitter values by selecting Results -> Direct Plot -> Main Form in ADE and selecting pnoise jitter as Analysis. You might want to read the thread starting at http://www.designers-guide.org/Forum/YaBB.pl?num=1224609785 (and the references mentioned there) for some background information.