The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> Analog Design >> Do I need Tie-high even if nMOS's source/drain isn't rigidly grounded? https://designers-guide.org/forum/YaBB.pl?num=1323414936 Message started by nandy on Dec 8th, 2011, 11:15pm |
Title: Do I need Tie-high even if nMOS's source/drain isn't rigidly grounded? Post by nandy on Dec 8th, 2011, 11:15pm Should I use tie-high cells only for gates of those nmos whose source/drain is connected to another rigid supply (like GND) or should I use it for all nmos whose gate is connected to VDD irrespective of where the source/drain are connected? Thanks |
Title: Re: Do I need Tie-high even if nMOS's source/drain isn't rigidly grounded? Post by loose-electron on Dec 9th, 2011, 5:40pm Substrate tie downs to ground and N-Well tie ups to the power rail should be used used a lot. More than the minimum required by design rules. Less latch up problems, less substrate noise problems. |
Title: Re: Do I need Tie-high even if nMOS's source/drain isn't rigidly grounded? Post by carlgrace on Dec 15th, 2011, 9:09pm Are you talking about connecting the gate of a logic cell transistor to VDD or GND? In that case you should ALWAYS use a tie-hi or tie-lo standard cell. Otherwise you are Playing With Fire. If you're talking about substrate and well tie-downs then loose-electron is exactly right. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |