The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design Languages >> VHDL-AMS >> cadence VHDL AMS - netlist ERROR (OSSHNL-116) https://designers-guide.org/forum/YaBB.pl?num=1332434270 Message started by Darock on Mar 22nd, 2012, 9:37am |
Title: cadence VHDL AMS - netlist ERROR (OSSHNL-116) Post by Darock on Mar 22nd, 2012, 9:37am Hi everyone, I have a cell "resistor" described in vhdl ams. It compiled fine and created 3 cell views : entity, behavioral and symbol I implemented the "resistor" symbol in a new cell schematic "xbar" I am trying to simulate this schematic using spectre in ADE L but I have this error during the netlisting : " ERROR (OSSHNL-116): Unable to descend into any of the views defined in the view list, 'spectre cmos_sch cmos.sch schematic veriloga', for the instance 'I0' in cell 'xbar'. Either add one of these views to the library 'newone', cell 'resistor' or modify the view list to contain an existing view. End netlisting Mar 22 14:15:10 2012 ERROR (OSSHNL): Error(s) found during netlisting. The netlist may be corrupt or may not be produced at all. To generate correct netlist, fix the errors and re-netlist. " I have been trying to figure out a solution but cant really find one. Do you guys have an idea? Thanks for helping, david |
Title: Re: cadence VHDL AMS - netlist ERROR (OSSHNL-116) Post by boe on Mar 28th, 2012, 11:24am Darock, did you try using a config? - B O E |
Title: Re: cadence VHDL AMS - netlist ERROR (OSSHNL-116) Post by jerome_ams on Jul 19th, 2012, 4:49am HI, Add "behavioral" in the view list and re-try... Cheers, J |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |