The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> RF Simulators >> ISF ( Impulse Sensitivity Function) simulation for Clocked Sampler
https://designers-guide.org/forum/YaBB.pl?num=1348548659

Message started by bharat on Sep 24^th, 2012, 9:50pm

Title: ISF ( Impulse Sensitivity Function) simulation for Clocked Sampler
Post by bharat on Sep 24^th, 2012, 9:50pm

I am somewhat confused in simulating clocked sampler along with Kickback Buffer ( pre-amplifier) to show that sensitivity of the sampler is improved when it is preceded with Kickback Buffer. To do this, I came across ISF and tried understanding it.
I think, I understood, what really goes behind ISF simulation yet not have enough clarity in simulation setup.
So far what I understood that;
1. Keep the input in the meta stable state and then apply the CLK to store periodic steady state and then run periodic small signal (PAC).
2. But as the paper suggests " Impulse Sensitivity Function Analysis of Periodic Circuits" by Jaeha Kim, Metha Jeeradit IEEE, 2008 ( refer Fig 4(a)) how to find the unique time t0 which paper says is 26 ps.
Any help is highly appreciated

Thanks
-Bharat