The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Measurements >> Phase Noise and Jitter Measurements >> How to simulate the phase noise of a divider connted to output of a VCO in PLL? https://designers-guide.org/forum/YaBB.pl?num=1361036097 Message started by yaoxy on Feb 16th, 2013, 9:34am |
Title: How to simulate the phase noise of a divider connted to output of a VCO in PLL? Post by yaoxy on Feb 16th, 2013, 9:34am I am working on a PLL project. The phase noise of the VCO has been simulated. However, if I connect a divider to the output of the VCO, how to simualte impact the phase by the divider? Thanks. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |