The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design Languages >> Verilog-AMS >> problem in getting power information from the given below verilog-AMS code
https://designers-guide.org/forum/YaBB.pl?num=1378893974

Message started by susona on Sep 11th, 2013, 3:06am

Title: problem in getting power information from the given below verilog-AMS code
Post by susona on Sep 11th, 2013, 3:06am

i want to ask you is how to get power analysis data for verilog AMS code. i have tried with sample code given in cadence LRM but i have n't got any power information the code is given below

‘include "disciplines.vams"

module Res(p1, n1);

inout p1, n1;

electrical p1, n1;

parameter real r=5;

analog begin

V(p1,n1) <+ r * I(p1,n1);

$pwr(V(p1,n1)*I(p1,n1));

end

endmodule



when i simulated the above code with the statement options pwr=all it didn't give any power information i tried both dc operating point analysis and transient simulation but both given same result.

Note:code is simulating but power information is not available

Title: Re: problem in getting power information from the given below verilog-AMS code
Post by boe on Sep 12th, 2013, 5:04am

Susona,
the results are in dcOpInfo/tranOp.
- B O E

Title: Re: problem in getting power information from the given below verilog-AMS code
Post by susona on Sep 13th, 2013, 4:21am

hai i have seen the information on dcopinfo/tranop but there is no power information and i came to know thewarning in my designs can you help me what does it mean

ncelab: *W,DLCILIB: Library name 'analoglib' not found, defaulting to 'analogLib'.  Please see nchelp on this
ncelab: *W,DLCILIB: Library name 'analoglib' not found, defaulting to 'analogLib'.  Please see nchelp on this


******************
DC Analysis `dcOp'
******************
Important parameter values:
   reltol = 1e-03
   abstol(I) = 1 pA
   abstol(V) = 1 uV
   temp = 27 C
   tnom = 27 C
   tempeffects = all
   gmin = 1 pS
   maxrsd = 0 Ohm
   mos_method = s
   mos_vres = 50 mV
Convergence achieved in 2 iterations.
Total time required for dc analysis `dcOp' was 0 s.

Title: Re: problem in getting power information from the given below verilog-AMS code
Post by boe on Sep 13th, 2013, 5:47am

Susona,
The power-Info should be under dcOpInfo/tranOp at <TB name>.<hierarchical path>._cds_internal_Res_.

Re the warning use nchelp as recommended:

Code:
nchelp ncelab DLCILIB

- B O E

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.