The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> RF Design >> how loop delay in charge pump pll will affect its loop stability https://designers-guide.org/forum/YaBB.pl?num=1436849557 Message started by rfic on Jul 13th, 2015, 9:52pm |
Title: how loop delay in charge pump pll will affect its loop stability Post by rfic on Jul 13th, 2015, 9:52pm if i insert a fix loop delay inside CPPLL, how the loop stability suppose to change? for example, my vco has 8 phases, if i choose phase <7> instead of phase <0>, is loop stability same? thanks |
Title: Re: how loop delay in charge pump pll will affect its loop stability Post by loose-electron on Jul 16th, 2015, 4:03pm please clarify your question - a fixed delay on a PLL removes phase margin from the control system, but you mention tapping off of a different connection on a ring oscillator which is something different - |
Title: Re: how loop delay in charge pump pll will affect its loop stability Post by rfic on Jul 18th, 2015, 11:41am loose-electron wrote on Jul 16th, 2015, 4:03pm:
i did mean fix delay, and i think fix delay will degrades PM as well; if this is true, then i expect using phase 7 of ring osc suppose to have less PM compared to using phase 0 of that ring osc as feedback clock -- is this derivation correct? |
Title: Re: how loop delay in charge pump pll will affect its loop stability Post by loose-electron on Jul 19th, 2015, 1:41pm fixed delays can be introduced at several places in a PLL, in some locations it introduces a phase relationship shift and in other places it changes the phase margin define what you are doing |
Title: Re: how loop delay in charge pump pll will affect its loop stability Post by baohulu on Jul 23rd, 2015, 11:44pm it seems phase7 and phase8 leave the same phase margin |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |