The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> AMS Simulators >> Include desired spice netlist to netlist created by Cadence AMS simulator
https://designers-guide.org/forum/YaBB.pl?num=1513423099

Message started by AMSEngg on Dec 16^th, 2017, 3:18am

Title: Include desired spice netlist to netlist created by Cadence AMS simulator
Post by AMSEngg on Dec 16^th, 2017, 3:18am

I want to simulate the extracted spice netlist with schematics, behavioral models uing Virtuoso AMS simulator and ADEXL.

Simulator should pick up the desired spice netlist based on the lib variable which has given during simulation.

spice netlist is like this

.LIB ext1
.include ./entrcp1
....
.LIB ext8
.include ./entrcp8s
....

I tried to set up a global variable and corner variable like
pick_netlist = ext1 in ADEXL

But AMS simulator interprets as real number variable and gives me the error. I was able to run the simulation with pick_netlist = "ext1", but it does not include the desired extracted netlist.

The flow I was looking for is working fine with spectre simulator but not with AMS.

Is there any alternative solution that I can use to include the spice netlist in verilog-ams netlist created by AMS?

Thanks in advance

Title: Re: Include desired spice netlist to netlist created by Cadence AMS simulator
Post by Andrew Beckett on Dec 21^st, 2017, 7:30am

This is being discussed in this Cadence Community Forum Post

Regards,

Andrew