The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Simulators >> Circuit Simulators >> Simulation error in Cadence https://designers-guide.org/forum/YaBB.pl?num=1077108534 Message started by boa on Feb 18th, 2004, 4:48am |
Title: Simulation error in Cadence Post by boa on Feb 18th, 2004, 4:48am Hi all, Sometimes I have the following error when trying to create netlist and start simulation in Affirma Analog Circuit Enviroment: *Error* fprintf/sprintf: format spec. incompatible with data After that netlist is not created, Spectre is not starting etc.. I am using Cadence 4.4.6. The problem is that this error appears more or less randomly - when you start a new design it can appear or not, but once Spectre started wveruthing is ok - I can modify things and simulate further on.. Similarly - once it has appeared, I can't do anything :( Has anyone met with similar things? ??? |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |