The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design Languages >> Verilog-AMS >> Nature declarations in Verilog-AMS https://designers-guide.org/forum/YaBB.pl?num=1094459300 Message started by Grzegorz Jakacki on Sep 6th, 2004, 1:28am |
Title: Nature declarations in Verilog-AMS Post by Grzegorz Jakacki on Sep 6th, 2004, 1:28am Hello, I have these two declarations in Verilog-AMS: nature Base ... endnature; nature Derived : Base ... endnature; Neither Base nor Derived define idt_nature. What is the correct value of Derived.idt_nature ? There are (at least) two interpretations of LRM, I am not sure which one is correct: (1) Base.idt_nature is not defined, so default is used, thus Base.idt_nature==Base. Derived inherits all attributes from Base, consequently Derived.idt_nature==Base. (2) Base.idt_nature is not defined, so Derived does not inherit any definition of idt_nature. Consequently Derived.idt_nature is not defined. Thus, by default, Base.idt_nature==Base and Derived.idt_nature==Derived. Thanks for any guidance Grzegorz |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |