The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
General >> Opportunities >> [Required urgently] A DSP VLSI Comm. sys. Focus
https://designers-guide.org/forum/YaBB.pl?num=1169152414

Message started by ahmad_abdulghany on Jan 18^th, 2007, 12:33pm

Title: [Required urgently] A DSP VLSI Comm. sys. Focus
Post by ahmad_abdulghany on Jan 18^th, 2007, 12:33pm

Dear all,

Below a list of requirements for a VLSI-DSP/Communication systems focus engineer. The guaranteed engineer, is supposed to travel to US within two monthes and work in a project for about 3-6 monthes.

Allowed experience is 4+ years.

If you know any other one can fit with these requirements, please let him send his updated CV to me as soon as possible.

Here're our requirements:

Baseband VLSI Engineer - DSP/Comm Focus: The successful candidate should have the following qualifications

• PhD/MS in EE with related experience.
• Strong RTL coding skills using Verilog and/or VHDL.
• Matlab and C programming skills.
• Knowledge of communication systems (e.g., OFDM, QAM) and digital signal processing algorithms.
• Experience designing and verifying VLSI designs for DSP such as FIR filters, FFTs, and FEC decoders (e.g. Viterbi, RS, or Turbo).
• Strong knowledge of fixed-point two's complement arithmetic.
• Knowledge of design trade-off for low power implementation.
• Experience with real-time emulation on FPGAs is a plus.
• Laboratory test and verification experience is a plus.

Please in the e-mail context, give yourself a degree from 0 to 10 (best) between parantheses behind every requirement of the above, to be able to measure well the level of candidate.

Best wishes,

========================================
Ahmad Abdulghany - IC Design Consultant
Scenario Design Services
Cell : +20 10 655 789 1
Tel/Fax : +20 2 291 4566 / +20 2 291 1364
ahmad_abdulghany@scenario-consultants.com
Address : 4 Salah El-Din St., Heliopolis 11341 Cairo Egypt
URL : www.scenario-consultants.com
========================================