The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Measurements >> RF Measurements >> How to plot quantization noise.
https://designers-guide.org/forum/YaBB.pl?num=1190195478

Message started by dhirajv12 on Sep 19^th, 2007, 2:51am

Title: How to plot quantization noise.
Post by dhirajv12 on Sep 19^th, 2007, 2:51am

I have a verilog code of 3rd order Sigma delta Modulator.How can I use the AMS(Cadence) simulator to plot its quantization noise.

Title: Re: How to plot quantization noise.
Post by Stefan on Sep 21^st, 2007, 2:06pm

For simple quantization noise, just use (input - output). But I think that's not what you want to see when doing Sigma Delta Modulators.
They trade quantization noise (as it's a simple one bit quantizer in common) against sampling speed. So maybe you're more interested in calculation the SNR of the whole modulator instead of the the simple quantizer error.