The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> RF Simulators >> Phase Noise Cadence Simulation
https://designers-guide.org/forum/YaBB.pl?num=1310068933

Message started by pcardoso73 on Jul 7^th, 2011, 1:02pm

Title: Phase Noise Cadence Simulation
Post by pcardoso73 on Jul 7^th, 2011, 1:02pm

Hi all,

I am sorry for posting again on the same topic, but I need to be sure about the simulation's method of Jitter/Phase-noise.

I need to simulate Phase-Noise and Jitter of a crystal VCO. The way to do it is ambiguous.

Sometimes for simulation of the jitter on VCO, FM simulation of Jitter is used, other times PM is preferred. However on the Ken's document "Predicting the phase noise of PLL-based frequency synthesizers" there is a table ,which says that FM should be used for autonomous circuits and PM for driven circuits. Please clarify this point for me, because is very important in my simulations. In the case of PM, what is the threshold used.

Another question: when I simulate Phase noise using PSS+PNOISE I get a plot of phase-noise, but if I try to plot phase noise on a Jitter analysis the result is different.

Many thanks in advance.
Best regards,
Pedro Cardoso

Title: Re: Phase Noise Cadence Simulation
Post by Frank Wiedmann on Jul 8^th, 2011, 12:48am

I suggest you read the recent threads at http://www.designers-guide.org/Forum/YaBB.pl?num=1309258199, http://www.designers-guide.org/Forum/YaBB.pl?num=1158788102, and http://www.designers-guide.org/Forum/YaBB.pl?num=1310019622 and draw your own conclusions.

Title: Re: Phase Noise Cadence Simulation
Post by pcardoso73 on Jul 8^th, 2011, 3:47am

Thanks. I will read them.

Best regards,
Pedro