The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Modeling >> Semiconductor Devices >> verilogA models for vertical and lateral bjt (pnp,npn)
https://designers-guide.org/forum/YaBB.pl?num=1344683452

Message started by yvkrishna on Aug 11^th, 2012, 4:10am

Title: verilogA models for vertical and lateral bjt (pnp,npn)
Post by yvkrishna on Aug 11^th, 2012, 4:10am

Hi,
Please point me to verilogA models for bjts in cmos process.
with the purpose being to explore the BGR sensitivity to poor beta,large base resistance and their temperature dependence etc.

Any other ways to analyse this are welcome.

Thanks,
yvkrishna

Title: Re: verilogA models for vertical and lateral bjt (pnp,npn)
Post by Geoffrey_Coram on Aug 13^th, 2012, 5:44am

yvkrishna wrote on Aug 11^th, 2012, 4:10am:

Hi,
Please point me to verilogA models for bjts in cmos process.

Verilog-A is a modeling language; there are Verilog-A descriptions of Mextram, Hicum, and VBIC bipolar transistor models. But the "models" are just collections of equations; you would need the parameter values from some other source to model a BJT in a specific process.