The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Other CAD Tools >> Entry Tools >> Generating Netlist in Virtuoso from Verilog View
https://designers-guide.org/forum/YaBB.pl?num=1371671841

Message started by ic_engr on Jun 19th, 2013, 12:57pm

Title: Generating Netlist in Virtuoso from Verilog View
Post by ic_engr on Jun 19th, 2013, 12:57pm

Hello Folks,

I have a verilog model. I generated a symbol for it and the IO Pins look fine. I woudl like to use this symbol (verilog behind) along wiht other analog schematics in order to perform LVS using Calibre.

I am wondering if the Clibre can generate the proper spice netlist from this verilog symbol.

Alternatively, I used v2lvs command from Calibre and generated a  spice netlist. However, I would like to have the netlist as one of the views in the virtuoso ...

Any suggestions ?

Regards
Abdullah

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.