The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Modeling >> Behavioral Models >> Request for example about PLL behavioral simulation https://designers-guide.org/forum/YaBB.pl?num=1390406551 Message started by TheScent on Jan 22nd, 2014, 8:02am |
Title: Request for example about PLL behavioral simulation Post by TheScent on Jan 22nd, 2014, 8:02am Hi, I read the paper, "Predicting the Phase Noise and Jitter of PLL-Based Freqeuncy Synthesizers". The behavioral codes about blocks of PLL was very helpful for me. However, I cannot apply the simulation results to behavioral parameter, such as Kdet (equation 66). (Kdet=Imax? or average value of PSS simulation result?) Can you give me some example about extracting PFD/CP and Divider jitter such as chapter 10.1.1 (extracting accumulating jitter of VCO)? Thanks. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |