The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> Circuit Simulators >> PSTB analysis in Cadence
https://designers-guide.org/forum/YaBB.pl?num=1410177120

Message started by Sumit Kumar on Sep 8^th, 2014, 4:51am

Title: PSTB analysis in Cadence
Post by Sumit Kumar on Sep 8^th, 2014, 4:51am

I have a circuit with periodic steady state operating point. I am able to get PSS converged. But when PSTB is run, it shows the error message "Assertion failed in file `spIntegrate.c' at line 326"....has anyone encountered such message ? will appreciate any help.

Regards

Sumit

Title: Re: PSTB analysis in Cadence
Post by raja.cedt on Sep 8^th, 2014, 7:42am

Hi,
please give some more details, open the netlist and check that corresponding line.

Thanks,
Raj!

Title: Re: PSTB analysis in Cadence
Post by Ken Kundert on Sep 8^th, 2014, 9:29am

An assertion failure indicates a bug in the simulator. If you can, you should send your netlist to Cadence so they can find and eliminate the bug. If you cannot wait for Cadence to fix this, then you should recognize that you are doing something unusual (if it were not unusual, then lots of people would have excited the bug and Cadence would have fixed it by now). So, try eliminating anything you are doing that is unusual. You generally need to employ trial and error to find the one thing that is causing the problem and then finding a way to work around it.

-Ken