The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design Languages >> Verilog-AMS >> multiple I/O with one pin in verilog A https://designers-guide.org/forum/YaBB.pl?num=1454728302 Message started by saralandry on Feb 5th, 2016, 7:11pm |
Title: multiple I/O with one pin in verilog A Post by saralandry on Feb 5th, 2016, 7:11pm Hi, In the schematic we can define pins like lets say out<0:16> and create a symbol with just one pin and then in the top level schematic we can label pin like out<0> out<1> out<2> and so on so forth. How can I do something similar in my Verilog-a module? I have defined output voltage like this: out[i]=Ac*sin(phase+i*2.0*`PI/N); Now if I have a bunch of phases and I don't know how to deal with this problem. :'( What I can do is really in an amateur way like defining out[1]=Ac*sin(phase+1*2.0*`PI/N); out[2]=Ac*sin(phase+2*2.0*`PI/N); . . . and creating a bunch of pins for the symbol. Thanks for any help. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |