The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> RF Design >> Ground plane in silicon cmos rf design https://designers-guide.org/forum/YaBB.pl?num=1503451350 Message started by engrvip on Aug 22nd, 2017, 6:22pm |
Title: Ground plane in silicon cmos rf design Post by engrvip on Aug 22nd, 2017, 6:22pm Hi I am designing 1.1GHz lna in silicon cmos technology. Is ground plane required for design at this frequency. If yes, should this ground plane be accessed from package plane using TSV ( through silicon via) or one of lower metal layers in stack can be used for this purpose. Regards Engrvip |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |