aaron_do
|
Hi all,
I'm ran a post-layout simulation on my PLL, and found that the reference spurs are really bad (see below). So I was wondering, do these reference spurs have a direct impact on my jitter performance?
I'm calculating my jitter by integrating the DFT. Just wondering whether I need to integrate the entire spectrum. Also, it seems that it takes time for the jitter to "settle" to its final value. And it seems to take a longer time for this settling when I use a smaller bin width. Does that make sense?
One more thing, if you look at the figure, the "phase noise" of the reference spurs is much worse than that of the main tone around the loop bandwidth. Why would that be?
thanks, Aaron
EDIT: the node I plotted in the picture below is after buffering and long wiring. When I plotted the differential output of the PLL itself, the performance was much better. However, I'm still curious up to what frequency I should integrate the DFT to find the jitter. When I integrate up to 2x fosc I get a number that seems reasonable. But when I integrate beyond this frequency, the number is much higher (because I'm integrating the harmonics), and I'm sure its wrong since it is worse than the pk-pk jitter on the eye diagram.
EDIT2: I found out that I can just plot the jitter from the cadence's calculator, but its higher than what I got by integrating the DFT up to 2x fosc...
|