Designer’s Guide Community

Pages: 1 2 3 ... 48

Subject	Started by	Replies	Views	Last post
how to calculate DNL if there are missing codes	A Kumar R	0	235	Sep 6^th, 2023, 7:55am By: A Kumar R
Folding Effect: Choosing ADC Input Frequency to Observe Unwanted Tones	niloun	1	418	Jun 9^th, 2023, 5:15pm By: niloun
Intergtared PGA design problems for delta sigma modulator	designer_ring	0	394	Jan 15^th, 2023, 7:21pm By: designer_ring
What will happen for the histogram of the ADC if the last conversion is not done	Jacki_2016	1	574	Jan 15^th, 2023, 10:34am By: smlogan
How does the kickback noise really infect on the resolution in SARADC?	Jacki_2016	2	731	Aug 2^nd, 2022, 6:07am By: Jacki_2016
How to understand the binary-weighted SARADC	Jacki_2016	0	439	Jun 17^th, 2022, 12:16pm By: Jacki_2016
Performing Monte-Carlo simulation with AMS	sutapanaki	0	390	Jun 16^th, 2022, 9:50am By: sutapanaki
Element for producing half and one clock cycle delay in Cadence	D-Generation X	6	1309	Mar 15^th, 2022, 5:53am By: D-Generation X
Verilog AMS sine generator	Praseetha Pn	11	2438	Feb 1^st, 2022, 1:22pm By: Ken Kundert
Moved: how to set initial state of digital circuit in AMS simulation? - Started by: unaffected This Topic has been moved to AMS Simulators by Forum Administrator
How to compare Matlab/Theory <=> Cadence: Switched-cap. integrator: Mag	bernd2700	11	2760	Oct 26^th, 2021, 6:42am By: Juliaw ebbiavx
Loop filter For PLL	Vikrant	0	730	Sep 22^nd, 2021, 7:34am By: Vikrant
Delay Line	Cascody	1	1013	Jun 28^th, 2021, 1:13am By: Horror Vacui
How to simulate the "unlatched gain" of a dynamic comparator	wax and wane	1	780	Jun 28^th, 2021, 1:09am By: Horror Vacui
sigma delta adc concept	saralandry	1	178	Jan 15^th, 2021, 3:01am By: bernd2700
open loop VCO-Based ADC	zahramoh	11	2823	Dec 17^th, 2020, 2:50am By: zahramoh
Unusal FFT of the ADC Output	niloun	5	1555	Nov 2^nd, 2020, 2:26pm By: polyam
How do you simulate or define DNL/INL for a 1-bit Delta Sigma ADC for a dc input	iVenky	2	1135	Oct 12^th, 2020, 3:50pm By: iVenky
Self-calibrating Comparator in SAR ADC	vm511	0	929	Aug 25^th, 2020, 4:10pm By: vm511
Integration Limits in Papers	subtr	1	1071	Jun 10^th, 2020, 4:10pm By: dnw

Pages: 1 2 3 ... 48

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.