The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 21st, 2021, 1:38pm
Pages: 1
Send Topic Print
Loop filter For PLL (Read 70 times)
Vikrant
New Member
*
Offline



Posts: 1

Loop filter For PLL
Sep 22nd, 2021, 7:34am
 
Hello,

I am doing Behavioral Modelling of PLL using Verilog-ams. I have use Laplace function for loop filter. My error signal (output of the filter) which is the input of VCO is going beyond VDD. How can I keep it below or equal to VDD.

Below is the code
//"verilogams"

`include "constants.vams"
`include "disciplines.vams"

module analog_lapalce_filter (in,out);
parameter real R=1K;
parameter real C1=1p;
parameter real C2=1p;
input in;
output out;
electrical in,out;
analog
begin
V(out)<+ laplace_nd( V(in), { R*C1,0},{R*C1*C2,C1+C2,0} );
end
endmodule

I have also attached the loop_filter which I am using.

Thank you for your help in advance!
Back to top
 

Loop_filter.JPG
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2021 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.