The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 12th, 2024, 7:21am
Pages: 1
Send Topic Print
Delay Line (Read 888 times)
New Member

Posts: 4
Delay Line
Feb 04th, 2021, 10:46pm
I have to delay a digital pulse by 30ns with an accuracy of ~1ps. Can this be achieved using the inverter chain delay line? If not, please suggest a topology. I couldn't find much literature on this.

I am using TSMC 65nm process.
Back to top
View Profile   IP Logged
Horror Vacui
Senior Member

Posts: 127
Dresden, Germany
Re: Delay Line
Reply #1 - Jun 28th, 2021, 1:13am
What is accuracy? It seems an impossible mission in the light of process variations and local mismatches.

Though if you need a delay line with 1ps resolution, which will be calibrated to a reference, then sure it is possible. The delay can be in multiple ways even in the simplest CMOS inverter. The delay is sensitive to the supply voltage, backgate voltages of the transistors, current starving can be used, etc.
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.