The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 13th, 2020, 9:17pm
Pages: 1
Send Topic Print
Integration Limits in Papers (Read 178 times)
subtr
Community Member
***
Offline

Analog Enthusiast

Posts: 65
India
Integration Limits in Papers
Dec 11th, 2019, 11:31pm
 
I have seen that the limits of integrations are chosen by the groups who do PLL research. I find it okay to choose the lower cut off because our viewing time window is like a high pass filter not letting us see jitter of low frequency nature. But logically I find it impossible to choose a higher cut off for the integration limits unless there is some low pass filter(PLL) filtering out the phase noise by its bandwidth. Any high frequency phase movement of 5GHz will appear if we're viewing it long enough to account for say 10KHz(lower limit). Mathematically it's possible to take the PSD and filter it out in matlab. But is there any physical possibility of applying such an integration limit<fs/2 even possible without an LPF followed by it?
Back to top
 
 

Regards
Subtr
View Profile   IP Logged
dnw
Junior Member
**
Offline



Posts: 20

Re: Integration Limits in Papers
Reply #1 - Jun 10th, 2020, 4:10pm
 
Did you find something on this?
My understanding was there is inherent sampling when we talk about jitter.
For an inverter, there are two sampling events in each cycle. So when I look at particular edge jitter it has sampling fs so I should consider fs/2 as most of the high-frequency noise would already be folded.

Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.