Designer’s Guide Community

Pages: 1 2 3 4 ... 46

Subject	Started by	Replies	Views	Last post
SAR ADC KT/C Noise	Mikay	8	7255	Nov 17^th, 2017, 10:27am By: Frank_Heart
Passive adder in continuous time delta sigma modulator	polyam	7	3318	Nov 16^th, 2017, 10:16pm By: Frank_Heart
SAR ADC SNR variations for different FFT numbers « Pages 1 2 3 »	niloun	31	8736	Nov 16^th, 2017, 3:23pm By: Frank_Heart
Problem with Ideal current steering DAC in a CT DSM	polyam	10	3558	Nov 16^th, 2017, 2:55pm By: Frank_Heart
design consideration for a low noise dynamic comparator with preamp.	yvkrishna	12	4816	Nov 16^th, 2017, 2:47pm By: Frank_Heart
Moved: Sigma Delta Modulator SNDR with Monte-Carlo Simulation in Cadence - Started by: MehdiOranji This Topic has been moved to Circuit Simulators by Ken Kundert
SRAM design for external EEPROM	kocchop	0	591	Oct 20^th, 2017, 1:30pm By: kocchop
Waveforms through Class E amplifier	atifnawaz08	0	467	Oct 11^th, 2017, 8:39am By: atifnawaz08
Moved: Port declaration in ADC model - Started by: samiran This Topic has been moved to Verilog-AMS by Ken Kundert
Moved: Evaluating PSD of Opamp/Data Converter in MATLAB from Cadence Spectre - Started by: repah This Topic has been moved to Circuit Simulators by Ken Kundert
Moved: calculating SNR from dft on Spectre - Started by: iris This Topic has been moved to Circuit Simulators by Ken Kundert
Moved: Fully Differential Opamp MacroModel in Cadence - Started by: repah This Topic has been moved to Behavioral Models by Ken Kundert
SAR ADC Power Consumption	niloun	2	1320	Aug 10^th, 2017, 12:30am By: niloun
Moved: Resources usage - Started by: Abdullah This Topic has been moved to Verilog-AMS by Ken Kundert
Real word ADC	Manhattan	0	726	May 12^th, 2017, 11:14pm By: Manhattan
Moved: POLY1 must be covered by N+ or P+ implant layer @Umc40lp using Calibre - Started by: Ramakrishna RSSM This Topic has been moved to Physical Verification, Extraction and Analysis by Ken Kundert
Moved: How to substitute some source files while running irun command line? - Started by: BackerShu This Topic has been moved to AMS Simulators by Ken Kundert
Comparator Vtrip in integrating ADC ?	aic	0	685	Apr 27^th, 2017, 7:50am By: aic
A simple question regarding some verilog code	wandola	3	1117	Apr 21^st, 2017, 12:06am By: skyer
1.5 bit DAC	aman gupta	4	3717	Apr 20^th, 2017, 8:11pm By: skyer

Pages: 1 2 3 4 ... 46

Normal Topic

Sticky Topic

Locked Topic

Sticky Locked Topic

Moved Topic

Global Announcement

Hot Topic (More than 10 Replies)

Very Hot Topic (More than 25 Replies)

You can view Topics in this Board.

You cannot post replies to Topics in this Board.
You cannot start new Topics in this Board.
You cannot start Polls in this Board.