The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 25th, 2023, 7:16pm
Pages: 1
Send Topic Print
How to simulate the "unlatched gain" of a dynamic comparator (Read 437 times)
wax and wane
New Member

Posts: 1

How to simulate the "unlatched gain" of a dynamic comparator
May 09th, 2021, 10:42pm
Hi everybody,

I have read the paper "Comparator Metastability Analysis" from this Forum and try to test the probability of comparators make a wrong disicion.

In this paper, there is a definition that Aul is the comparator unlatched gain. But how to simulate the "unlatched gain" of the dynamic comparator like strong arm and double-tailes ?

I'm confused about the definition and the simulation way about the "unlatched gain",can you give me some advise or the simulation guide?

It's the first time I use this Forum. Thanks a lot!
Back to top

View Profile   IP Logged
Horror Vacui
Senior Member

Posts: 125
Dresden, Germany
Re: How to simulate the "unlatched gain" of a dynamic comparator
Reply #1 - Jun 28th, 2021, 1:09am
Without consulting that paper (I've read it maybe 8 years ago...) I guess this is the analog gain when the dynamic latch is released from a reset state. Reset state here means when the gain stages are balanced to remove any voltage imbalance due to the previous decision. Therefore you should just measure the loop gain of the gain stage with an stb analysis.
Back to top
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2023 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.