Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 9:49am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Timing Simulators
› Using latent state in circuits
‹
Previous topic
| No topic ›
Pages: 1
Using latent state in circuits (Read 1171 times)
marat
New Member
Offline
Posts: 3
Moscow
Using latent state in circuits
Nov 10
th
, 2002, 6:57am
Hi,
If I have a circuit with large time constant signals, for example
counters, and want to use latent state of signals in purpose
to speed up transient analysis , how can I apply differnet
time steps?
Back to top
IP Logged
rf-design
Senior Member
Offline
Reiner Franke
Posts: 165
Germany
Re: Using latent state in circuits
Reply #1 -
Nov 12
th
, 2002, 8:13am
Hi,
you can define in HSIM a voltage change tolerance for a specfic node, or a group of nodes belonging to a subcircuit instance, or all instances of a subcircuit. If the calculated change of node voltage is below your threshold every node dependend on your node is skipped. I have not tried some explicite settings for mintimesteps for specific nodes.
Reiner Franke
Back to top
IP Logged
marat
New Member
Offline
Posts: 3
Moscow
Re: Using latent state in circuits
Reply #2 -
Nov 20
th
, 2002, 2:31am
Thank you for your answer, and for me more interesting underlaying mathematics and physics.
Would you like to describe matrix building for latent
states?
We should marked some blocks in matrix and doesn't evaluate them? Or another algorithms may be possible?
with best regards, Marat
Back to top
IP Logged
rf-design
Senior Member
Offline
Reiner Franke
Posts: 165
Germany
Re: Using latent state in circuits
Reply #3 -
Nov 21
st
, 2002, 11:02pm
Hi Marat,
I do not know how Nassda implement this feature. From my own research interest in the late 80s I know that there is a requirement to trace nodes which depend on this as quiet identified node. In matrix terms it is required to built up a sparse structure matrix, or a graph representing the fills of the nodal matrix. Based on this information you can reorder the update calculation by neglating quiet nodes. Simply only a submatrix is solved. If the circuit formulation is based on hybrid methods there is a more analog method. Based on the structure and a classification of the dynamic matrix you can identify different time steps for state variables or groups of them. I did not know if there is any circuit simulator which could run multirate or use hybrid method.
The involved methods for analysing the circuit structure and modifying the spare matrix method are highly math orientied. I come down to the level of implementing the Dulmage-Mendelsohn decomposition of a structure matrix. That is the base for multirate as well as circuit partioning for parallel processors or strong pipeline engines.
I will open my own page in the next months summarizing my 15 years old knowledge.
Reiner Franke
Back to top
IP Logged
Pages: 1
‹
Previous topic
| No topic ›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
»» Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.