When designing a pecl I/O I found that the capacitive loading at the far end actually has changed the terminating characteristics and caused some reflection from the load.  I wonder anyone has similar experience and how would you avoid multiple reflections in the trace?