Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 5
th
, 2024, 9:39am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› pole-zero analysis with Spectre
‹
Previous topic
|
Next topic
›
Pages: 1
pole-zero analysis with Spectre (Read 7561 times)
sutapanaki
Community Member
Offline
Posts: 41
pole-zero analysis with Spectre
Jun 03
rd
, 2004, 7:55pm
Hi,
I was wondering if it's possible to perform a pole-zero analysis using Spectre. I looked at the help for Cadence IC5, couldn't find anything about it.
If someone can also answer the same question about Pspice, it'd great.
Thanks
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: pole-zero analysis with Spectre
Reply #1 -
Jun 3
rd
, 2004, 9:38pm
This was added in the IC5033 release (released
last October). It is called "pz" in spectre and on the
ADE choose analysis form.
Andrew.
Back to top
IP Logged
Eugene
Senior Member
Offline
Posts: 262
Re: pole-zero analysis with Spectre
Reply #2 -
Jun 8
th
, 2004, 9:58am
Does pz analysis work with Monte Carlo analysis? Power systems and motor drives often have multiple interacting feedback loops which make classical gain/phase margins hard to apply. With a Monte Carlo pz analysis one could plot the clusters of closed loop poles and assess relative stability by measuring proximity to the imaginary axis.
Back to top
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: pole-zero analysis with Spectre
Reply #3 -
Jun 8
th
, 2004, 2:28pm
I think it should do - but I've not tried it. It does work with sweeps, so should really work with monte-carlo.
Not sure if I'll have a moment to try this or not in the next week or so...
Andrew.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.