![Cheesy Cheesy](https://designers-guide.org/forum/Templates/Forum/default/cheesy.gif)
thanks for James and Andrew, i have plot it! i use the .meas statement and the ac analysis to plot it.
**single MOS performance test
.PARAM vinp=1 ibias=1u vcc=5
.PARAM vg1=1 vd1=2
.OP all
.AC dec 2 100 1k sweep data=corner2
.DATA corner2
tem
-40
25
60
125
.ENDDATA
*** output
***AC small-param
.MEAS AC GM find lx7(MN1) at=1k
.MEAS AC GDS find lx8(MN1) at=1k
.MEAS AC GMB find lx9(MN1) at=1k
.MEAS AC VTH find lv9(MN1) at=1k
.MEAS AC VDSAT find lv10(MN1) at=1k
*** voltage
.MEAS AC VGS find lx2(MN1) at=1k
*** capacitance at each terminal
.MEAS AC Cgtot find lx18(MN1) at=1k
.MEAS AC Cgd find lx19(MN1) at=1k
.MEAS AC Cgs find lx20(MN1) at=1k
.MEAS AC Cbg find lx21(MN1) at=1k
.MEAS AC Cbd find lx22(MN1) at=1k
.MEAS AC Cbs find lx23(MN1) at=1k
.MEAS AC Cdtot find lx33(MN1) at=1k
.MEAS AC Cdg find lx32(MN1) at=1k
.MEAS AC Cds find lx34(MN1) at=1k
.MEAS AC Cstot param='-Cgs-Cbs-Cds'
.MEAS AC Cbtot param='-Cbg-Cbs-Cbd'
*** netlist ***
MN1 VD1 VG1 0 0 nch l=4u w=2u m=1
MN2 VG2 VG2 0 0 nch l=4u w=2u m=1
I1 VCC VG2 dc ibias
V1 VCC 0 dc vcc
VG1 VG1 0 dc vg1 ac 1
VD1 VD1 0 dc vd1
best regard
microant