The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 23rd, 2024, 2:27am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › General › Comments and Suggestions › How about a Verification area?
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
How about a Verification area? (Read 2753 times)
jbdavid
Community Fellow
*****
Offline



Posts: 378
Silicon Valley
How about a Verification area?
Sep 20th, 2005, 10:52am  
We could discuss models - measures and code snippets for design verification..
We can talk about it during BMAS later this week.
Jonathan
Back to top
 
 
jbdavid
Mixed Signal Design Verification
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.