Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 24
th
, 2024, 8:34am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› How to save ADE state as view (like schematic )
‹
Previous topic
|
Next topic
›
Pages: 1
How to save ADE state as view (like schematic ) (Read 3319 times)
rfx
Junior Member
Offline
Posts: 11
How to save ADE state as view (like schematic )
Jun 20
th
, 2006, 9:01am
Hi,
How I can save Analog Artist Enviroment state (model setup, output setup,etc) as as view like schematic?
What version of cadence I need to use (icf5033 or icfb 5104 etc.)?
Thanks,
rfx
Back to top
IP Logged
bernd
Senior Member
Offline
Posts: 229
Munich/Germany
Re: How to save ADE state as view (like schematic
Reply #1 -
Jun 21
st
, 2006, 1:43am
It's possible from 5.1.41 USR3 (sub-version 5.12.41_USR3.27.30) onwards.
Bernd
Back to top
Just another lonesome cad guy
IP Logged
achim.graupner
Community Member
Offline
Posts: 51
Re: How to save ADE state as view (like schematic
Reply #2 -
Jun 21
st
, 2006, 4:33am
Hi Bernd,
... and how??
achim
Back to top
Achim Graupner
ZMD AG, Dresden, Silicon Saxony, Germany
IP Logged
bernd
Senior Member
Offline
Posts: 229
Munich/Germany
Re: How to save ADE state as view (like schematic
Reply #3 -
Jun 21
st
, 2006, 4:57am
Like you are used to do
ADE -> Session -> Save State...
There is a new GUI then which gives the possibility to save the State
as Cellview.
Bernd
Back to top
Just another lonesome cad guy
IP Logged
rfx
Junior Member
Offline
Posts: 11
Re: How to save ADE state as view (like schematic
Reply #4 -
Jun 21
st
, 2006, 11:33am
Thanks Bernd,
Yes, it does work after using the version mentioned. You have option to save
as either conventianal way or as cell view.
rfx
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.