hi everyone,
i've built a system of pll with verilog-a.Now i want to do small signal simulation of the system.
where should i cut the system and add a small signal there?
i've tried to cut the system between divider and PFD,but it output zero for amplitute response.
thank you !!