Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 17
th
, 2024, 10:53pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› cross statement in example VCO in designers guide
‹
Previous topic
|
Next topic
›
Pages: 1
cross statement in example VCO in designers guide (Read 1721 times)
sylak
Junior Member
Offline
Posts: 24
Silicon valley
cross statement in example VCO in designers guide
Aug 29
th
, 2007, 3:41pm
In the VCO ( no jitter) given in the example section here in designers guide ...there is a cross statement with a
phase+`M_PI/2
what does this cross statement do? I can understand if there is a '-'(minus ) in the place of '+'.
what is the condition here and how doesn this work ? isnt it always positive ?say phase is 0.6 or any other integer?
// identify the point where switching occurs
@(cross(phase + `M_PI/2, +1, ttol)...
...
...
...
Thanks
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: cross statement in example VCO in designers gu
Reply #1 -
Aug 31
st
, 2007, 8:23am
phase isn't necessarily positive; the idtmod call shows it starting at -0.5 * 2 * `M_PI, which is -`M_PI:
phase = 2*`M_PI*idtmod(freq, 0.0, 1.0, -0.5);
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.