humble_student
New Member
Offline
Posts: 7
|
Dear Sir,
Thanks for your informations. I am trying to understand what you have written in your verilog program of induced gate noise. but as there is no comments in the program, i am afraid that i may interpret wrongly. any other document i can read about your implementation?
Thanks.
Also if possible, may i know how do you check your simulated induced gate noise with your extracted induced gate noise current?
Thanks.
|