gzatorre
New Member
Offline
Posts: 2
|
Hello everybody,
Sorry for continuing so old post but I have the problems is derived in this and the solution you gave does not work for me. The link you mentioned are not working any more and I can find some other useful advise from Internet.
I created a verilog description of a 14bit register, now I want to add some parameters in order to pass some variables form the analog environment. I defined those variables as "parameter" inside the verilog code:
parameter step=1; parameter set_value=16383; parameter reset_value=0;
and I added those variables in cell CDF:
paramType --> String parseAsNumber --> Yes units --> don't use parseAsCell --> yes storeDefault --> no name --> step prompt --> step defValue --> 1 I did not filled the rest of the boxes.
I added the property to the "symbol" and "verilog" views using the Lib. Mgr. steps that Bernd suggested:
Lib. Mgr.: - Right Mouse click over the desired view - Properties - [Edit -> Create...] - View Property Editor - Add - hnlVerilogCDFdefparamList <dataType> <value>
In the "Name" field I put, exactly "hnlVerilogCDFdefparamList <dataType> <value>" Type --> string Value --> 0 Possible Choices --> nothing
I have created a schematic view where the symbol of this cell is used. I can view the properties in the "Edit Object Properties" of this cell in the "CDF Parameter" section but, when I change the values there and run a spectreVerilog simulation, there are not any change in those variables and the netlister use the values defined as default inside the verilog code.
some questions: - Which one is the "switch master instance"? - There is onother solution to pass parameters to a verilog view from the "Analog Design Environment" - Who can I run the skill commands thar Bernd suggested?
Thank you in advance. Please, any advise will be appreciated.
Guillermo
|