Croaker
|
The schematic is an opamp driving a PMOS to source current through a two resistor string. One terminal of the opamp is a reference voltage and the other is tied between the two resistors. The regulator output is at the drain of the PMOS.
I'm not clear on how initialization statements could help. The regulator output is initially at the desired value. With a period switched-cap load, e.g. the regulator power an inverter switching high and low (charging and discharging a cap). As soon as the first switching event happens the output of the regulator drops but does not recover. Eventually the voltage does recover enough to reach a steady state with an average output voltage that is desired.
|