mattlohry
New Member
Offline
Posts: 1
|
I was wondering if it is possible to sweep a parameter defined in a Verilog module via the parameteric sweep tool of ADE when using SpectreVerilog or UltraSimVerilog?
If not, is there any other way to get a similar result by a different approach?
Thanks for the assistance.
|