The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 24th, 2024, 6:32pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › High-Speed I/O Design › Sub-LVDS TX/RX
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Sub-LVDS TX/RX (Read 6872 times)
misc
Junior Member
**
Offline



Posts: 11
Sub-LVDS TX/RX
Feb 24th, 2009, 4:12am  
Hi  all,

    I am planning to design an Sub-LVDS TX/RX with o.18u technology. But i have no reference materials or schematic to start with. Can any one help me with some references.


Thanx in advance
rajblr
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Sub-LVDS TX/RX
Reply #1 - Mar 23rd, 2009, 7:10pm  
Google or search on Ieeexplore. --Yawei
Back to top
 
 
View Profile   IP Logged
rf-design
Senior Member
****
Offline

Reiner Franke

Posts: 165
Germany
Re: Sub-LVDS TX/RX
Reply #2 - Jul 11th, 2009, 1:06am  
I think you mean the "scaleable low voltage data signaling". In the link below there is the Nokia standard

http://www.edaboard.com/ftopic342187.html
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.